

Nethammer

Inducing Rowhammer Faults through Network Requests

Moritz Lipp¹, Michael Schwarz¹, Lukas Raab¹, Lukas Lamster¹, Misiker Tadesse Aga²,
Clémentine Maurice³, Daniel Gruss¹

SILM Workshop 2020

¹Graz University of Technology, ² University of Michigan, ³Univ Rennes, CNRS, IRISA


DRAM organization




DRAM organization



DRAM organization




DRAM organization




DRAM organization

chip




DRAM organization

chip




64k cells
1 capacitor,
1 transistor each

How reading from DRAM works




CPU wants to access row 1


How reading from DRAM works




How reading from DRAM works



How reading from DRAM works




How reading from DRAM works




CPU wants to access row 2


How reading from DRAM works




How reading from DRAM works



How reading from DRAM works



How reading from DRAM works




CPU wants to access row 2

→ row 2 activated

→ row 2 copied to row buffer


→ **slow** (row conflict)

How reading from DRAM works




CPU wants to access row 2—again

How reading from DRAM works




CPU wants to access row 2—again
→ row 2 already in row buffer

How reading from DRAM works



CPU wants to access row 2—again
→ row 2 already in row buffer

How reading from DRAM works




CPU wants to access row 2—again

→ row 2 already in row buffer


→ **fast** (row hit)

How reading from DRAM works





row buffer = cache



Timing difference





Rowhammer



Rowhammer




Rowhammer





Cells leak faster upon proximate accesses → Rowhammer

Rowhammer




Cells leak faster upon proximate accesses → Rowhammer

Rowhammer



Cells leak faster upon proximate accesses → Rowhammer

Rowhammer



bit flips in row 2!




Cells leak faster upon proximate accesses → Rowhammer




Memory accesses must be


- **uncached**: reach DRAM
- **fast**: race against the next row refresh
- **targeted**: reach specific row




Memory-Controller Policies




- **Open-page policy:** Keep row opened and buffered




- **Open-page policy:** Keep row opened and buffered
 - Low latency for subsequent accesses to same row
 - High latency for accesses to any other row




- **Open-page policy:** Keep row opened and buffered
 - Low latency for subsequent accesses to same row
 - High latency for accesses to any other row
- **Close-page policy:** Immediately close row, ready to open a new row



- **Open-page policy:** Keep row opened and buffered
 - Low latency for subsequent accesses to same row
 - High latency for accesses to any other row
- **Close-page policy:** Immediately close row, ready to open a new row
 - Medium latency for accesses to any row




- **Open-page policy:** Keep row opened and buffered
 - Low latency for subsequent accesses to same row
 - High latency for accesses to any other row
- **Close-page policy:** Immediately close row, ready to open a new row
 - Medium latency for accesses to any row
 - Perform better on multi-core systems [Dav+11]
- **Adaptive-page policy:** Change policy used




- Policies that **preemptively close rows**, would **allow one-location** hammering

Memory-Controller Policies



- Policies that **preemptively close rows**, would **allow one-location** hammering
- We observed close-page policies on desktop computers



- Policies that **preemptively close rows**, would **allow one-location** hammering
- We observed close-page policies on desktop computers
- Mobile devices (e.g., laptops) seem to use mostly open-page policies




Figure 1: Open




Figure 2: Closed







Figure 3: Adaptive

Automated Classification of Memory-Controller Page Policies







Rowhammer over the Network




- Rowhammer always required **local code execution**



- Rowhammer always required **local code execution**
- Rowhammer.js required the victim to visit a website




- Rowhammer always required **local code execution**
- Rowhammer.js required the victim to visit a website
- *Is Rowhammer possible without any attacker-controlled code?*




Inducing bit flips:

- Network stacks on ARM often use **uncached memory**




Inducing bit flips:

- Network stacks on ARM often use **uncached memory**
- Intel recommends **Intel CAT** for QoS



Inducing bit flips:

- Network stacks on ARM often use **uncached memory**
- Intel recommends **Intel CAT** for QoS
- **Network reachable code** might use `clflush` or **non-temporal stores**




Inducing bit flips:

- Network stacks on ARM often use **uncached memory**
- Intel recommends **Intel CAT** for QoS
- **Network reachable code** might use `clflush` or **non-temporal stores**
- **RDMA**-enabled Networks (Throwhammer [Tat+18])

Nethammer on ...


- **SGX:** Powerful DoS



Exploiting Nethammer Bit Flips

Nethammer on ...


- **SGX:** Powerful DoS
- **File system:** Persistent DoS



Exploiting Nethammer Bit Flips


Nethammer on ...

- **SGX:** Powerful DoS
- **File system:** Persistent DoS
- **DNS entries on a DNS server:** Bit-squatting attack



Exploiting Nethammer Bit Flips


Nethammer on ...



- **SGX:** Powerful DoS
- **File system:** Persistent DoS
- **DNS entries on a DNS server:** Bit-squatting attack
- **OCSP servers:** Make invalid certificates great again


Exploiting Nethammer Bit Flips

Nethammer on ...




- **SGX:** Powerful DoS
- **File system:** Persistent DoS
- **DNS entries on a DNS server:** Bit-squatting attack
- **OCSP servers:** Make invalid certificates great again
- **Crypto:** Generate private keys for broken public keys


Nethammer on ...




- **SGX:** Powerful DoS
- **File system:** Persistent DoS
- **DNS entries on a DNS server:** Bit-squatting attack
- **OCSP servers:** Make invalid certificates great again
- **Crypto:** Generate private keys for broken public keys
- **Crypto + GitLab:** Manipulate repositories in the name of someone else




- **Different CPUs** (Desktop, Server, Mobile) with different configurations




- **Different CPUs** (Desktop, Server, Mobile) with different configurations
 - Different Memory-Controller Page Policy




- **Different CPUs** (Desktop, Server, Mobile) with different configurations
 - Different Memory-Controller Page Policy
 - Intel CAT, c_lflush in a driver or userspace application




- **Different CPUs** (Desktop, Server, Mobile) with different configurations
 - Different Memory-Controller Page Policy
 - Intel CAT, c`lf`lush in a driver or userspace application
- Connected in a **LAN**




- **Different CPUs** (Desktop, Server, Mobile) with different configurations
 - Different Memory-Controller Page Policy
 - Intel CAT, c1flush in a driver or userspace application
- Connected in a **LAN**
- **Flooded** with UDP packets




- **Different CPUs** (Desktop, Server, Mobile) with different configurations
 - Different Memory-Controller Page Policy
 - Intel CAT, c1flush in a driver or userspace application
- Connected in a **LAN**
- **Flooded** with UDP packets
- Monitoring tool that checks for bitflips periodically




- Observed bit flips with different policies used ...




- **Observed bit flips** with different policies used ...
 - *Closed*: 11 after 4 hours




- **Observed bit flips** with different policies used ...
 - *Closed*: 11 after 4 hours
 - *Open*: 0 after 4 hours (46 after 10 hours)




- **Observed bit flips** with different policies used ...
 - *Closed*: 11 after 4 hours
 - *Open*: 0 after 4 hours (46 after 10 hours)
 - *Adaptive*: 10 after 4 hours




- **Observed bit flips** with different policies used ...
 - *Closed*: 11 after 4 hours
 - *Open*: 0 after 4 hours (46 after 10 hours)
 - *Adaptive*: 10 after 4 hours
- Did not observe bit flips on the ARM device remotely




- **Observed bit flips** with different policies used ...
 - *Closed*: 11 after 4 hours
 - *Open*: 0 after 4 hours (46 after 10 hours)
 - *Adaptive*: 10 after 4 hours
- Did not observe bit flips on the ARM device remotely
 - Demonstrated **One-Location Hammering on ARM** locally




- We observed bit flips ...
 - Causing the system **not to boot** anymore




- We observed bit flips ...
 - Causing the system **not to boot** anymore
 - **Halting** the system (flips in drivers)




- We observed bit flips ...
 - Causing the system **not to boot** anymore
 - **Halting** the system (flips in drivers)
 - Bit flips in **SGX EPC region** (memory controller lock down)




- We observed bit flips ...
 - Causing the system **not to boot** anymore
 - **Halting** the system (flips in drivers)
 - Bit flips in **SGX EPC region** (memory controller lock down)
 - **Crashing** applications




Target Row Refresh (TRR)




- **Idea:** Refresh adjacent rows if targeted row is accessed with a high frequency




- **Idea:** Refresh adjacent rows if targeted row is accessed with a high frequency
- We were able to induce bit flips ...




- **Idea:** Refresh adjacent rows if targeted row is accessed with a high frequency
- We were able to induce bit flips ...
 - i7-6700K: Adjacent rows and further away (TRR not active)



- **Idea:** Refresh adjacent rows if targeted row is accessed with a high frequency
- We were able to induce bit flips ...
 - i7-6700K: Adjacent rows and further away (TRR not active)
 - E5-1630 v4: Only further away (TRR active)



- **Idea:** Refresh adjacent rows if targeted row is accessed with a high frequency
- We were able to induce bit flips ...
 - i7-6700K: Adjacent rows and further away (TRR not active)
 - E5-1630 v4: Only further away (TRR active)
- **TRR insufficient** in mitigating Rowhammer attacks



- **Idea:** Refresh adjacent rows if targeted row is accessed with a high frequency
- We were able to induce bit flips ...
 - i7-6700K: Adjacent rows and further away (TRR not active)
 - E5-1630 v4: Only further away (TRR active)
- TRR insufficient in mitigating Rowhammer attacks
- Frigo et al. [Fri+20] analyzed TRR in more depth



- Remote Rowhammer attack



- Remote Rowhammer attack
- Automatically identify page policies used by the memory controller



- Remote Rowhammer attack
- Automatically identify page policies used by the memory controller
- One-location hammering on ARM



- Remote Rowhammer attack
- Automatically identify page policies used by the memory controller
- One-location hammering on ARM
- TRR is insufficient in mitigating Rowhammer attacks

Nethammer

Inducing Rowhammer Faults through Network Requests

Moritz Lipp¹, Michael Schwarz¹, Lukas Raab¹, Lukas Lamster¹, Misiker Tadesse Aga²,
Clémentine Maurice³, Daniel Gruss¹

SILM Workshop 2020

¹Graz University of Technology, ² University of Michigan, ³Univ Rennes, CNRS, IRISA



Howard David et al. Memory power management via dynamic voltage/frequency scaling. In: ACM International Conference on Autonomic Computing. 2011.



Pietro Frigo et al. TRRespass: Exploiting the Many Sides of Target Row Refresh. In: S&P. 2020.



Andrei Tatar et al. Throwhammer: Rowhammer Attacks over the Network and Defenses. In: USENIX ATC. 2018.